00001 /* 00002 * Copyright (c) 2007, Swedish Institute of Computer Science 00003 * All rights reserved. 00004 * 00005 * Redistribution and use in source and binary forms, with or without 00006 * modification, are permitted provided that the following conditions 00007 * are met: 00008 * 1. Redistributions of source code must retain the above copyright 00009 * notice, this list of conditions and the following disclaimer. 00010 * 2. Redistributions in binary form must reproduce the above copyright 00011 * notice, this list of conditions and the following disclaimer in the 00012 * documentation and/or other materials provided with the distribution. 00013 * 3. Neither the name of the Institute nor the names of its contributors 00014 * may be used to endorse or promote products derived from this software 00015 * without specific prior written permission. 00016 * 00017 * THIS SOFTWARE IS PROVIDED BY THE INSTITUTE AND CONTRIBUTORS ``AS IS'' AND 00018 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 00019 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 00020 * ARE DISCLAIMED. IN NO EVENT SHALL THE INSTITUTE OR CONTRIBUTORS BE LIABLE 00021 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 00022 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 00023 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 00024 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 00025 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 00026 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 00027 * SUCH DAMAGE. 00028 * 00029 * This file is part of the Contiki operating system. 00030 * 00031 */ 00032 00033 /** 00034 * \file 00035 * DMA interrupt handling. 00036 * \author 00037 * Nicolas Tsiftes <nvt@sics.se> 00038 */ 00039 00040 #include <io.h> 00041 #include <signal.h> 00042 00043 #include "contiki-msb430.h" 00044 #include "dev/cc1020.h" 00045 #include "dev/dma.h" 00046 00047 static void (*callbacks[DMA_LINES])(void); 00048 00049 interrupt(DACDMA_VECTOR) irq_dacdma(void) 00050 { 00051 if(DMA0CTL & DMAIFG) { 00052 DMA0CTL &= ~(DMAIFG | DMAIE); 00053 if(callbacks[0] != NULL) { 00054 callbacks[0](); 00055 } 00056 _BIC_SR_IRQ(LPM3_bits); 00057 } 00058 00059 if(DMA1CTL & DMAIFG) { 00060 DMA1CTL &= ~(DMAIFG | DMAIE); 00061 if(callbacks[1] != NULL) { 00062 callbacks[1](); 00063 } 00064 _BIC_SR_IRQ(LPM3_bits); 00065 } 00066 00067 if(DMA2CTL & DMAIFG) { 00068 DMA2CTL &= ~(DMAIFG | DMAIE); 00069 if(callbacks[2] != NULL) { 00070 callbacks[2](); 00071 } 00072 _BIC_SR_IRQ(LPM3_bits); 00073 } 00074 00075 if(DAC12_0CTL & DAC12IFG) { 00076 DAC12_0CTL &= ~(DAC12IFG | DAC12IE); 00077 } 00078 00079 if(DAC12_1CTL & DAC12IFG) { 00080 DAC12_1CTL &= ~(DAC12IFG | DAC12IE); 00081 } 00082 } 00083 00084 int 00085 dma_subscribe(int line, void (*callback)(void)) 00086 { 00087 if(line >= DMA_LINES) { 00088 return -1; 00089 } 00090 00091 callbacks[line] = callback; 00092 return 0; 00093 } 00094 00095 void 00096 dma_transfer(unsigned char *dst, unsigned char *src, unsigned len) 00097 { 00098 /* Configure DMA Channel 0 for UART0 TXIFG. */ 00099 DMACTL0 = DMA0TSEL_4; 00100 00101 /* No DMAONFETCH, ROUNDROBIN, ENNMI. */ 00102 DMACTL1 = 0x0000; 00103 00104 /* 00105 * Set single transfer mode with byte-per-byte transfers. 00106 * 00107 * The source address is incremented for each byte, while the 00108 * destination address remains constant. 00109 * 00110 * In order to avoid missing the first rising edge of the trigger 00111 * signal, it is important to use the level-sensitive trigger when 00112 * using USART transfer interrupts. 00113 */ 00114 DMA0CTL = DMADT_0 | DMADSTINCR_0 | DMASRCINCR_3 | DMASBDB | DMALEVEL; 00115 00116 DMA0SA = (unsigned) src; 00117 DMA0DA = (unsigned) dst; 00118 DMA0SZ = len; 00119 00120 DMA0CTL |= DMAEN | DMAIE; /* enable DMA and interrupts */ 00121 U0CTL &= ~SWRST; /* enable the UART state machine */ 00122 }